

Description


The VSM100N10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

- $V_{DS} = 100V, I_D = 100A$
- $R_{DS(ON)} < 13m\Omega @ V_{GS}=10V$ (Typ:9.9m Ω)
- Special process technology for high ESD capability
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation



TO-263



Schematic Diagram

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM100N10-T3	VSM100N10	TO-263	-	-	-

Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Limit	Unit
V_{DS}	Drain-Source Voltage	100	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D	Drain Current-Continuous	100	A
$I_D (100^\circ C)$	Drain Current-Continuous($T_C=100^\circ C$)	80	A
I_{DM}	Pulsed Drain Current	380	A
P_D	Maximum Power Dissipation	200	W
	Derating factor	1.33	W/ $^\circ C$
E_{AS}	Single pulse avalanche energy (Note 5)	800	mJ
T_J, T_{STG}	Operating Junction and Storage Temperature Range	-55 To 175	$^\circ C$

Thermal Characteristic

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 2)	0.75	°C/W
-----------------	---	------	------

Electrical Characteristics ($T_c=25^\circ C$ unless otherwise noted)


Symbol	Parameter	Condition	Min	Typ	Max	Unit
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	100	110	-	V
$I_{DS(on)}$	Zero Gate Voltage Drain Current	$V_{DS}=100V, V_{GS}=0V$	-	-	1	μA
I_{GSS}	Gate-Body Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA
On Characteristics (Note 3)						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2	3	4	V
$R_{DS(on)}$	Drain-Source On-State Resistance	$V_{GS}=10V, I_D=40A$	-	9.9	13	$m\Omega$
G_{FS}	Forward Transconductance	$V_{DS}=10V, I_D=20A$	50	-	-	S
Dynamic Characteristics (Note 4)						
C_{iss}	Input Capacitance	$V_{DS}=50V, V_{GS}=0V, F=1.0MHz$	-	4800	-	PF
C_{oss}	Output Capacitance		-	340	-	PF
C_{rss}	Reverse Transfer Capacitance		-	150	-	PF
Switching Characteristics (Note 4)						
$t_{d(on)}$	Turn-on Delay Time	$V_{DD}=50V, I_D=40A, V_{GS}=10V, R_{GEN}=2.5\Omega$	-	15	-	nS
t_r	Turn-on Rise Time		-	50	-	nS
$t_{d(off)}$	Turn-Off Delay Time		-	40	-	nS
t_f	Turn-Off Fall Time		-	55	-	nS
Q_g	Total Gate Charge	$V_{DS}=80V, I_D=40A, V_{GS}=10V$	-	85	-	nC
Q_{gs}	Gate-Source Charge		-	18	-	nC
Q_{gd}	Gate-Drain Charge		-	28	-	nC
Drain-Source Diode Characteristics						
V_{SD}	Diode Forward Voltage (Note 3)	$V_{GS}=0V, I_s=40A$	-	-	1.2	V
I_s	Diode Forward Current (Note 2)	-	-	-	57	A
t_{rr}	Reverse Recovery Time	$T_J = 25^\circ C, IF = 40A$ $di/dt = 100A/\mu s$ (Note3)	-	38	80	nS
Q_{rr}	Reverse Recovery Charge		-	53	100	nC
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $T_j=25^\circ C, V_{DD}=50V, V_G=10V, L=0.5mH, R_g=25\Omega$

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward

