

Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and with stand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

Features

- ◆ 40V, 10A, $R_{DS(ON),max}=16.5m\Omega@V_{GS}=10V$
- ◆ Improved dv/dt capability
- ◆ Fast switching
- ◆ Green device available

Applications


- ◆ Motor Drives
- ◆ UPS
- ◆ DC-DC Converter

Product Summary

V_{DSS}	40V
$R_{DS(on),max}@V_{GS}=10V$	16.5m Ω
I_D	10A

SOP-8 Pin Configuration


SOP-8



Schematic

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	40	V
Continuous drain current ($T_A = 25^\circ\text{C}$)	I_D	10	A
Continuous drain current ($T_A = 100^\circ\text{C}$)		5.3	A
Pulsed drain current ¹⁾	I_{DM}	40	A
Gate-Source voltage	V_{GSS}	± 20	V
Power Dissipation ($T_A = 25^\circ\text{C}$)	P_D	2	W
Storage Temperature Range	T_{STG}	-55 to +150	$^\circ\text{C}$
Operating Junction Temperature Range	T_J	-55 to +150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

Package Marking and Ordering Information

Device	Device Package	Marking
VSM10N04-S8	SOP-8	VSM10N04-S8

Electrical Characteristics

 $T_J = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Static characteristics						
Drain-source breakdown voltage	BV_{DSS}	$V_{GS}=0\text{ V}, I_D=250\mu\text{A}$	40	---	---	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.0	1.5	2.0	V
Drain-source leakage current	I_{DSS}	$V_{DS}=40\text{ V}, V_{GS}=0\text{ V}, T_J = 25^\circ\text{C}$	---	---	1	μA
		$V_{DS}=32\text{ V}, V_{GS}=0\text{ V}, T_J = 125^\circ\text{C}$	---	---	10	μA
Gate leakage current, Forward	I_{GSSF}	$V_{GS}=20\text{ V}, V_{DS}=0\text{V}$	---	---	100	nA
Gate leakage current, Reverse	I_{GSSR}	$V_{GS}=-20\text{ V}, V_{DS}=0\text{V}$	---	---	-100	nA
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=10\text{ V}, I_D=10\text{A}$	---	13.5	16.5	m Ω
		$V_{GS}=4.5\text{ V}, I_D=5\text{A}$	---	18	23	m Ω
Forward transconductance	g_{fs}	$V_{DS} = 5\text{ V}, I_D=10\text{A}$	---	35	---	S
Dynamic characteristics						
Input capacitance	C_{iss}	$V_{DS} = 20\text{ V}, V_{GS} = 0\text{ V},$ $F = 1\text{MHz}$	---	1060	---	pF
Output capacitance	C_{oss}		---	126	---	
Reverse transfer capacitance	C_{rss}		---	101	---	
Turn-on delay time	$t_{d(on)}$	$V_{DD} = 20\text{V}, V_{GS}=10\text{V}, I_D = 10\text{A}$	---	11.8	---	ns
Rise time	t_r		---	18.0	---	
Turn-off delay time	$t_{d(off)}$		---	46.6	---	
Fall time	t_f		---	15.7	---	
Gate charge characteristics						
Gate to source charge	Q_{gs}	$V_{DS}=20\text{V}, I_D=10\text{A},$ $V_{GS}= 10\text{ V}$	---	5.8	---	nC
Gate to drain charge	Q_{gd}		---	3.0	---	
Gate charge total	Q_g		---	18.1	---	
Drain-Source diode characteristics and Maximum Ratings						
Continuous Source Current	I_S		---	---	10	A
Pulsed Source Current	I_{SM}		---	---	40	A
Diode Forward Voltage ²⁾	V_{SD}	$V_{GS}=0\text{V}, I_S=10\text{A}, T_J=25^\circ\text{C}$	---	---	1.2	V
Reverse Recovery Time	t_{rr}	$I_S=10\text{A}, di/dt=100\text{A}/\mu\text{s}, T_J=25^\circ\text{C}$	---	30.4	---	ns
Reverse Recovery Charge	Q_{rr}		---	9.6	---	nC

Notes:

1: Repetitive Rating: Pulse width limited by maximum junction temperature.

 2: Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

Electrical Characteristics Diagrams

Figure 1. Typ. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge Waveform




Figure 5. Body-Diode Characteristics




Figure 6. Rds(on)-Drain Current




Figure 7. Rdson-Junction Temperature(°C)




Figure 8. Maximum Safe Operating Area





Figure 9. Normalized Maximum Transient Thermal Impedance (RthJA)



Test Circuit & Waveform

Figure 8. Gate Charge Test Circuit & Waveform




Figure 9. Resistive Switching Test Circuit & Waveforms




Figure 10. Unclamped Inductive Switching (UIS) Test Circuit & Waveform




Figure 11. Diode Recovery Circuit & Waveform

