

Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

Features

- ◆ 30V,120A, $R_{DS(on).max}=3.1m\Omega @ V_{GS}=10V$
- ◆ Improved dv/dt capability
- ◆ Fast switching
- ◆ 100% EAS Guaranteed
- ◆ Green device available



Applications

- ◆ Motor Drives
- ◆ UPS
- ◆ DC-DC Converter

Product Summary

V_{DSS}	30V
$R_{DS(on).max} @ V_{GS}=10V$	3.1mΩ
I_D	120A

Pin Configuration



Absolute Maximum Ratings

$T_c = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	30	V
Continuous drain current ($T_c = 25^\circ C$) ¹⁾	I_D	120	A
Continuous drain current ($T_c = 100^\circ C$) ¹⁾		82	A
Pulsed drain current ²⁾	I_{DM}	480	A
Gate-Source voltage	V_{GSS}	± 20	V
Avalanche energy ³⁾	E_{AS}	470	mJ
Power Dissipation ($T_c = 25^\circ C$)	P_D	130	W
Storage Temperature Range	T_{STG}	-55 to +150	°C
Operating Junction Temperature Range	T_J	-55 to +150	°C

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.96	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	68	°C/W

Package Marking and Ordering Information

Device	Device Package	Marking
VSM120N03-T2	TO-252	VSM120N03-T2
VSM120N03-T1	TO-251	VSM120N03-T1

Electrical Characteristics

T_J = 25°C unless otherwise noted

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Static characteristics						
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0 V, I _D =250μA	30	---	---	V
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.1	---	2.1	V
Drain-source leakage current	I _{DSS}	V _{DS} =30 V, V _{GS} =0 V, T _J = 25°C	---	---	1	μA
		V _{DS} =30 V, V _{GS} =0 V, T _J = 125°C	---	---	5	μA
Gate leakage current, Forward	I _{GSSF}	V _{GS} =20 V, V _{DS} =0 V	---	---	100	nA
Gate leakage current, Reverse	I _{GSSR}	V _{GS} =-20 V, V _{DS} =0 V	---	---	-100	nA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =10 V, I _D =30 A	---	1.8	3.1	mΩ
		V _{GS} =4.5 V, I _D =15 A		2.4	4.5	mΩ
Forward transconductance	g _{fs}	V _{DS} =5 V , I _D =50A	26	---	---	S
Dynamic characteristics						
Input capacitance	C _{iss}	V _{DS} = 20 V, V _{GS} = 0 V, F = 1MHz	---	8430	---	pF
Output capacitance	C _{oss}		---	930	---	
Reverse transfer capacitance	C _{rss}		---	879	---	
Turn-on delay time	t _{d(on)}	V _{DD} = 30V, V _{GS} =10V, I _D =20 A	---	15	---	ns
Rise time	t _r		---	17	---	
Turn-off delay time	t _{d(off)}		---	52	---	
Fall time	t _f		---	23	---	
Gate resistance	R _g	V _{GS} =0V, V _{DS} =0V, F=1MHz	---	1.67	---	Ω
Gate charge characteristics						
Gate to source charge	Q _{gs}	V _{DS} =20 V, I _D =20A, V _{GS} =10 V	---	23	---	nC
Gate to drain charge	Q _{gd}		---	25	---	
Gate charge total	Q _g		---	146	---	
Drain-Source diode characteristics and Maximum Ratings						
Continuous Source Current	I _S	V _{GS} =0V, I _S =50A, T _J =25°C	---	---	120	A
Pulsed Source Current ⁴⁾	I _{SM}		---	---	480	A
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =50A, T _J =25°C	---	---	1.2	V
Reverse Recovery Time	t _{rr}	I _S =20A, di/dt=60A/us, T _J =25°C	---	117	---	ns
Reverse Recovery Charge	Q _{rr}		---	30	---	nC

Notes:

1: The maximum junction current rating is package limited.

2: Repetitive Rating: Pulse width limited by maximum junction temperature.

3: V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=97A, R_G=25Ω, Starting T_J=25°C.

4: Pulse Test: Pulse Width ≤300 μ s, Duty Cycle≤2%.

Electrical Characteristics Diagrams

Figure 1. Typ. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge Waveform




Figure 5. Body-Diode Characteristics




Figure 6. Maximum Safe Operating Area




Figure 6. Normalized Maximum Transient Thermal Impedance (R_{thJC})





Figure 7. Normalized Maximum Transient Thermal Impedance (R_{thJA})



Test Circuit & Waveform

Figure 8. Gate Charge Test Circuit & Waveform




Figure 9. Resistive Switching Test Circuit & Waveforms




Figure 10. Unclamped Inductive Switching (UIS) Test Circuit & Waveform




Figure 11. Diode Recovery Circuit & Waveform

