

### Description


The VSM12P06 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

### General Features


- $V_{DS} = -60V, I_D = -12A$   
 $R_{DS(ON)} < 14m\Omega @ V_{GS} = -10V$   
 $R_{DS(ON)} < 17m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low  $R_{dson}$
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

### Application

- Power switching application
- Hard switched and high frequency circuits
- DC-DC Converter



SOP-8



Schematic Diagram

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM12P06-S8	VSM12P06	SOP-8	Ø330mm	12mm	4000 units

### Absolute Maximum Ratings ( $T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-12	A
Drain Current-Continuous ( $T_C = 100^\circ C$ )	$I_D (100^\circ C)$	-8.5	A
Pulsed Drain Current	$I_{DM}$	-50	A
Maximum Power Dissipation	$P_D$	3.5	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

### Thermal Characteristic




Thermal Resistance ,Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	35	$^\circ C/W$
---	-----------------	----	--------------







**Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)**






Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =-250μA	-60	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-60V, V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
<b>On Characteristics</b> (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-1.2	-1.8	-2.5	V
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-12A	-	11	14	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-12A	-	13	17	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =-5V, I <sub>D</sub> =-12A	-	40	-	S
<b>Dynamic Characteristics</b> (Note 4)						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V, F=1.0MHz	-	5604	-	PF
Output Capacitance	C <sub>oss</sub>		-	356	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>		-	265	-	PF
<b>Switching Characteristics</b> (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =-30V, R <sub>L</sub> =2.5Ω V <sub>GS</sub> =-10V, R <sub>GEN</sub> =6Ω	-	16	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	18	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	50	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	33	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-30V, I <sub>D</sub> =-12A, V <sub>GS</sub> =-10V	-	62.1	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	9.3	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	16.8	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =-12A	-	-	-1.2	V
Diode Forward Current (Note 2)	I <sub>S</sub>		-	-	-12	A

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production

**Test Circuit**
**1)  $E_{AS}$  Test Circuit**

**2) Gate Charge Test Circuit**

**3) Switch Time Test Circuit**


**Typical Electrical and Thermal Characteristics (Curves)**

**Figure 1 Output Characteristics**

**Figure 2 Transfer Characteristics**

**Figure 3 Rdson- Drain Current**

**Figure 4 Rdson-Junction Temperature**

**Figure 5 Gate Charge**

**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 9  $BV_{DSS}$  vs Junction Temperature**

**Figure 8 Safe Operation Area**

**Figure 10  $V_{GS(th)}$  vs Junction Temperature**

**Figure 11 Normalized Maximum Transient Thermal Impedance**