



## Description

<b>Features</b> <ul style="list-style-type: none"> <li>● 450V, 13A <math>R_{DS(ON)} &lt; 0.47\Omega @ V_{GS} = 10V</math></li> <li>● Fast Switching</li> <li>● Improved dv/dt Capability</li> <li>● Low on-resistance</li> </ul>	<b>Application</b> <ul style="list-style-type: none"> <li>● Load Switch</li> <li>● PWM Application</li> <li>● Power management</li> </ul> <p style="text-align: center;">100% UIS 100% <math>\Delta V_{ds}</math></p>
 TO-252	 Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
VSM13N45-T2	VSM13N45	TAPING	TO-252	13inch	2500	25000

## Absolute Maximum Ratings (T<sub>C</sub>=25°C unless otherwise specified)

Symbol	Parameter	Max.	Units
V <sub>DSS</sub>	Drain-Source Voltage	450	V
V <sub>GS</sub>	Gate-Source Voltage	±30	V
I <sub>D</sub>	Continuous Drain Current	T <sub>C</sub> = 25°C	13
		T <sub>C</sub> = 100°C	8.5
I <sub>DM</sub>	Pulsed Drain Current <sup>note1</sup>	52	A
E <sub>AS</sub>	Single Pulsed Avalanche Energy <sup>note2</sup>	218	mJ
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25°C	140
R <sub>θJC</sub>	Thermal Resistance, Junction to Case	0.89	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction to Ambient	75	°C/W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150	°C

**Electrical Characteristics** ( $T_J=25^{\circ}\text{C}$  unless otherwise specified)







Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
<b>Off Characteristic</b>						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	450	-	-	V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=450V, V_{GS}=0V, T_J=25^{\circ}\text{C}$	-	-	1	$\mu A$
$I_{GSS}$	Gate to Body Leakage Current	$V_{DS}=0V, V_{GS}= \pm 30V$	-	-	$\pm 100$	nA
<b>On Characteristics</b>						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2	3	4	V
$R_{DS(on)}$ note3	Static Drain-Source on-Resistance	$V_{GS} = 10V, I_D = 6.5A$	-	0.4	0.47	$\Omega$
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS}=25V, V_{GS}=0V, f=1.0MHz$	-	1535	-	pF
$C_{oss}$	Output Capacitance		-	147	-	pF
$C_{rss}$	Reverse Transfer Capacitance		-	9.6	-	pF
$Q_g$	Total Gate Charge	$V_{DD}=200V, I_D=13A, V_{GS}=10V$	-	28	-	nC
$Q_{gs}$	Gate-Source Charge		-	7	-	nC
$Q_{gd}$	Gate-Drain("Miller") Charge		-	11	-	nC
<b>Switching Characteristics</b>						
$t_{d(on)}$	Turn-on Delay Time	$V_{DD}=200V, I_D=13A, R_G=12\Omega$	-	14	-	ns
$t_r$	Turn-on Rise Time		-	25	-	ns
$t_{d(off)}$	Turn-off Delay Time		-	44	-	ns
$t_f$	Turn-off Fall Time		-	28	-	ns
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain to Source Diode Forward Current		-	-	13	A
$I_{SM}$	Maximum Pulsed Drain to Source Diode Forward Current		-	-	52	A
$V_{SD}$	Drain to Source Diode Forward Voltage	$V_{GS}=0V, I_{SD}=13A$	-	-	1.4	V
$t_{rr}$	Reverse Recovery Time	$V_{GS}=0V, I_S=13A, di/dt=100A/\mu s$	-	303	-	ns
$Q_{rr}$	Reverse Recovery Charge		-	1.8	-	$\mu C$

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature


 2. EAS condition:  $T_J = 25^{\circ}\text{C}, V_{DD} = 50V, V_G = 10V, L = 10mH, I_{AS} = 6.6A$ 

 3. Pulse Test: Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 1\%$


## Typical Performance Characteristics

**Figure 1: Output Characteristics**

**Figure 2: Typical Transfer Characteristics**

**Figure 3: On-resistance vs. Drain Current**

**Figure 4: Body Diode Characteristics**

**Figure 5: Gate Charge Characteristics**

**Figure 6: Capacitance Characteristics**



**Figure 7: Normalized Breakdown Voltage vs. Junction Temperature**




**Figure 8: Normalized on Resistance vs. Junction Temperature**




**Figure 9: Maximum Safe Operating Area**



**Figure 10: Maximum Continuous Drain Current vs. Case Temperature**



**Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case**



## Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3: Unclamped Inductive Switching Test Circuit & Waveforms