

Description

The VSM14N02 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 20V, I_D = 14A$
- $R_{DS(ON)} < 7 \text{ m}\Omega @ V_{GS} = 4.5V$
- $R_{DS(ON)} < 9 \text{ m}\Omega @ V_{GS} = 2.5V$
- ESD Rating: 2000V HBM
- High power and current handling capability
- Lead free product is acquired
- Surface mount package

Application

- PWM application
- Load switch



SOP-8



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM14N02-S8	VSM14N02	SOP-8	Ø330mm	12mm	2500 units

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 10	V
Drain Current-Continuous	I_D	14	A
Pulsed Drain Current	I_{DM}	44	A
Maximum Power Dissipation	P_D	3	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	42	°C/W
---	-----------------	----	------

Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	20	22	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=20\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm 10\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	± 10	μA
On Characteristics <small>(Note 3)</small>						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	0.6	0.8	1.2	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_D=10\text{A}$	-	5	7	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=2.5\text{V}, \text{I}_D=5.5\text{A}$	-	7	9	
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_D=10\text{A}$	30	-	-	S
Dynamic Characteristics <small>(Note 4)</small>						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=10\text{V}, \text{V}_{\text{GS}}=0\text{V},$ $F=1.0\text{MHz}$	-	1710	-	PF
Output Capacitance	C_{oss}		-	232	-	PF
Reverse Transfer Capacitance	C_{rss}		-	200	-	PF
Switching Characteristics <small>(Note 4)</small>						
Turn-on Delay Time	$t_{\text{d(on)}}$	$\text{V}_{\text{DD}}=10\text{V}, \text{R}_{\text{L}}=1\Omega$ $\text{V}_{\text{GS}}=10\text{V}, \text{R}_{\text{GEN}}=3\Omega$	-	2.5	-	nS
Turn-on Rise Time	t_r		-	7.2	-	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	49	-	nS
Turn-Off Fall Time	t_f		-	10.8	-	nS
Total Gate Charge	Q_g	$\text{V}_{\text{DS}}=10\text{V}, \text{I}_D=10\text{A},$ $\text{V}_{\text{GS}}=4.5\text{V}$	-	17.5	-	nC
Gate-Source Charge	Q_{gs}		-	1.5	-	nC
Gate-Drain Charge	Q_{gd}		-	4.5	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage <small>(Note 3)</small>	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_s=10\text{A}$	-	-	1.2	V
Diode Forward Current <small>(Note 2)</small>	I_s		-	-	14	A

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

Test Circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics




Figure 1:Switching Test Circuit




Figure 2:Switching Waveforms




Figure 3 Power Dissipation




Figure 4 Drain Current




Figure 5 Output Characteristics












Figure 6 Drain-Source On-Resistance




Figure 13 Safe Operation Area

Figure 14 Normalized Maximum Transient Thermal Impedance