

### Description

The VSM15P05 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

### General Features


- $V_{DS} = -55V, I_D = -15A$   
 $R_{DS(ON)} < 75m\Omega @ V_{GS} = -10V$
- High density cell design for ultra low  $R_{dson}$
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

### Application

- Power switching application
- Hard switched and high frequency circuits
- DC-DC converter



TO-220C



Schematic Diagram

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM15P05-TC	VSM15P05	TO-220C	-	-	-

### Absolute Maximum Ratings ( $T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-55	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-15	A
Drain Current-Continuous( $T_C = 100^\circ C$ )	$I_D(100^\circ C)$	-10	A
Pulsed Drain Current	$I_{DM}$	-50	A
Maximum Power Dissipation	$P_D$	45	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

**Thermal Characteristic**




Thermal Resistance ,Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	3.3	$^{\circ}\text{C/W}$
--	-----------------	-----	----------------------







**Electrical Characteristics ( $T_c=25^{\circ}\text{C}$  unless otherwise noted)**






Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=-250\mu A$	-55	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-55V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1.5	-2.6	-3.5	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=-10V, I_D=-5A$	-	60	75	m $\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=-15V, I_D=-5A$	16	-	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	$C_{iss}$	$V_{DS}=-20V, V_{GS}=0V,$ $F=1.0\text{MHz}$	-	1450	-	PF
Output Capacitance	$C_{oss}$		-	145	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	110	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=-30V, R_L=30\Omega$ $V_{GS}=-10V, R_{GEN}=6\Omega$	-	8	-	nS
Turn-on Rise Time	$t_r$		-	9	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	65	-	nS
Turn-Off Fall Time	$t_f$		-	30	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=-30V, I_D=-5A,$ $V_{GS}=-10V$	-	26	-	nC
Gate-Source Charge	$Q_{gs}$		-	4.5	-	nC
Gate-Drain Charge	$Q_{gd}$		-	7	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	$V_{SD}$	$V_{GS}=0V, I_S=-5A$	-	-	1.2	V
Diode Forward Current <sup>(Note 2)</sup>	$I_S$		-	-	-15	A

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production

**Test Circuit**
**1) E<sub>AS</sub> Test Circuit**

**2) Gate Charge Test Circuit**

**3) Switch Time Test Circuit**


**Typical Electrical and Thermal Characteristics (Curves)**

**Figure 1 Output Characteristics**

**Figure 2 Transfer Characteristics**

**Figure 3 Rdson- Drain Current**

**Figure 4 Rdson-Junction Temperature**

**Figure 5 Gate Charge**

**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 9 BV<sub>DSS</sub> vs Junction Temperature**

**Figure 8 Safe Operation Area**

**Figure 10 V<sub>GS(th)</sub> vs Junction Temperature**

**Figure 11 Normalized Maximum Transient Thermal Impedance**