

Description

The VSM25N02 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 20V, I_D = 25A$
- $R_{DS(ON)} < 4m\Omega @ V_{GS}=4.5V$
- $R_{DS(ON)} < 6m\Omega @ V_{GS}=2.5V$
- High density cell design for ultra low Rdson
- Fully characterized Avalanche voltage and current

Application

- DC/DC Converter
- Battery protection



SOP-8



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM25N02-S8	VSM25N02	SOP-8	Ø330mm	12mm	2500 units

Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	V
Drain Current-Continuous	I_D	25	A
Drain Current-Continuous($T_A=100^\circ C$)	$I_D (100^\circ C)$	17.7	A
Pulsed Drain Current	I_{DM}	140	A
Maximum Power Dissipation	P_D	2.5	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	50	°C/W
---	-----------------	----	------

Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	20	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=20\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm 20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	0.5	0.75	1.2	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_D=20\text{A}$	-	3.5	4	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=2.5\text{V}, \text{I}_D=18\text{A}$		4.2	6	
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_D=20\text{A}$	60	-	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=10\text{V}, \text{V}_{\text{GS}}=0\text{V},$ $F=1.0\text{MHz}$	-	5300	-	PF
Output Capacitance	C_{oss}		-	785	-	PF
Reverse Transfer Capacitance	C_{rss}		-	629	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$\text{V}_{\text{DD}}=10\text{V}, \text{R}_{\text{L}}=0.5\Omega$ $\text{V}_{\text{GS}}=4.5\text{V}, \text{R}_{\text{GEN}}=3\Omega$	-	10	-	nS
Turn-on Rise Time	t_r		-	12	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	50	-	nS
Turn-Off Fall Time	t_f		-	20	-	nS
Total Gate Charge	Q_g	$\text{V}_{\text{DS}}=10\text{V}, \text{I}_D=20\text{A},$ $\text{V}_{\text{GS}}=4.5\text{V}$	-	64.9	-	nC
Gate-Source Charge	Q_{gs}		-	6.5	-	nC
Gate-Drain Charge	Q_{gd}		-	13.8	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_s=25\text{A}$	-	-	1.2	V
Diode Forward Current (Note 2)	I_s		-	-	25	A

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

Test Circuit


1) E_{AS} Test Circuits



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 BV_{DSS} vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 Current vs Junction Temperature

Figure 11 Normalized Maximum Transient Thermal Impedance