

## Description


The VSM2N20 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

## General Features


- $V_{DS} = 200V, I_D = 2A$ 
    - $R_{DS(ON)} < 580m\Omega$  @  $V_{GS}=10V$  (Typ:520m $\Omega$ )
    - $R_{DS(ON)} < 600m\Omega$  @  $V_{GS}=10V$  (Typ:540m $\Omega$ )
  - High density cell design for ultra low  $R_{dson}$
  - Fully characterized avalanche voltage and current
  - Excellent package for good heat dissipation

## Application

- Power switching application
  - Hard switched and high frequency circuits
  - Uninterruptible power supply



SOT-89



## Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM2N20-S9	VSM2N20	SOT-89	Ø330mm	12mm	2500 units

### Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	200	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Drain Current-Continuous	I <sub>D</sub>	2	A
Drain Current-Pulsed <sup>(Note 1)</sup>	I <sub>DM</sub>	8	A
Maximum Power Dissipation	P <sub>D</sub>	1.5	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 To 150	°C

## Thermal Characteristic

Thermal Resistance, Junction-to-Ambient <sup>(Note 2)</sup> R<sub>θJA</sub> 83.3 °C/W

## **Electrical Characteristics ( $T_A=25^\circ\text{C}$ unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V$ $I_D=250\mu A$	200	-	-	V
Zero Gate Voltage Drain Current	$I_{DS(on)}$	$V_{DS}=200V, V_{GS}=0V$	-	-	1	$\mu A$


Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <small>(Note 3)</small>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.2	1.8	2.5	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=2A$	-	520	580	$m\Omega$
	$R_{DS(ON)}$	$V_{GS}=4.5V, I_D=2A$	-	540	600	$m\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=15V, I_D=2A$	-	8	-	S
<b>Dynamic Characteristics</b> <small>(Note 4)</small>						
Input Capacitance	$C_{iss}$	$V_{DS}=25V, V_{GS}=0V,$ $F=1.0MHz$	-	580	-	PF
Output Capacitance	$C_{oss}$		-	90	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	3	-	PF
<b>Switching Characteristics</b> <small>(Note 4)</small>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=100V, R_L=15\Omega$ $V_{GS}=10V, R_G=2.5\Omega$	-	10	-	nS
Turn-on Rise Time	$t_r$		-	12	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	15	-	nS
Turn-Off Fall Time	$t_f$		-	15	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=100V, I_D=2A,$ $V_{GS}=10V$	-	12	-	nC
Gate-Source Charge	$Q_{gs}$		-	2.5	-	nC
Gate-Drain Charge	$Q_{gd}$		-	3.8	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <small>(Note 3)</small>	$V_{SD}$	$V_{GS}=0V, I_S=2A$	-	-	1.2	V
Diode Forward Current <small>(Note 2)</small>	$I_S$		-	-	2	A

### Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production

## Test Circuit


### 1) E<sub>AS</sub> test circuit




### 2) Gate charge test circuit




### 3) Switch Time Test Circuit




### Typical Electrical and Thermal Characteristics (Curves)




**Figure 1 Output Characteristics**




**Figure 4 Rdson-JunctionTemperature**




**Figure 2 Transfer Characteristics**




**Figure 5 Gate Charge**




**Figure 3 Rdson- Drain Current**




**Figure 6 Source- Drain Diode Forward**




**Figure 7 Capacitance vs Vds**




**Figure 9  $BV_{DSS}$  vs Junction Temperature**



**Figure 8 Safe Operation Area**



**Figure 10  $V_{GS(th)}$  vs Junction Temperature**



**Figure 11 Normalized Maximum Transient Thermal Impedance**