

Description

The Power MOSFET is fabricated using the advanced planer VDMOS technology. The resulting device has low conduction resistance, superior switching performance and high avalanche energy.

Features


- ◆ Low $R_{DS(on)}$
- ◆ Low gate charge (typ. $Q_g = 10.2 \text{ nC}$)
- ◆ 100% UIS tested
- ◆ RoHS compliant

Applications

- ◆ Power factor correction.
- ◆ Switched mode power supplies.
- ◆ LED driver.

Product Summary

V_{DSS}	650V
I_D	2A
$R_{DS(on),max}$	5.2Ω
$Q_{g,typ}$	10.2 nC



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	650	V
Continuous drain current ($T_c = 25^\circ\text{C}$) ($T_c = 100^\circ\text{C}$)	I_D	2 1.3	A A
Pulsed drain current ¹⁾	I_{DM}	8	A
Gate-Source voltage	V_{GSS}	± 30	V
Avalanche energy, single pulse ²⁾	E_{AS}	80	mJ
Peak diode recovery dv/dt ³⁾	dv/dt	5	V/ns
Power Dissipation C TO-220F\TO-126 ($T_c = 25^\circ\text{C}$) Derate above 25°C	P_D	27 0.22	W W/ $^\circ\text{C}$
Power Dissipation C TO-220\TO-251\ TO-252 ($T_c = 25^\circ\text{C}$) Derate above 25°C		35 0.28	W W/ $^\circ\text{C}$
Operating junction and storage temperature range	T_J, T_{STG}	-55 to +150	$^\circ\text{C}$
Continuous diode forward current	I_S	2	A
Diode pulse current	$I_{S,pulse}$	8	A

Thermal Characteristics

Parameter	Symbol	Value		Unit
		C TO-220F\TO-126	C TO-220\TO-251\TO-252	
Thermal resistance, Junction-to-case	$R_{\theta JC}$	4.63	3.57	$^\circ\text{C}/\text{W}$
Thermal resistance, Junction-to-ambient	$R_{\theta JA}$	100	62	$^\circ\text{C}/\text{W}$

Package Marking and Ordering Information

Device	Device Package	Marking	Units/Tube	Units/Reel
VSM2N65-T6F	TO-126F	VSM2N65-T6F	50	
VSM2N65-T6	TO-126	VSM2N65-T6	50	
VSM2N65-T1	TO-251	VSM2N65-T1		2500
VSM2N65-T2	TO-252	VSM2N65-T2	72	
VSM2N65-TF	TO-220F	VSM2N65-TF	50	
VSM2N65-TC	TO-220C	VSM2N65-TC	50	

Electrical Characteristics

T_c = 25°C unless otherwise noted

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Static characteristics						
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0 V, I _D =0.25 mA	650	-	-	V
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =0.25 mA	2	-	4	V
Drain cut-off current	I _{DSS}	V _{DS} =650 V, V _{GS} =0 V, T _j = 25°C T _j = 125°C	-	-	1 100	μA
Gate leakage current, Forward	I _{GSSF}	V _{GS} =30 V, V _{DS} =0 V	-	-	100	nA
Gate leakage current, Reverse	I _{GSSR}	V _{GS} =-30 V, V _{DS} =0 V	-	-	-100	nA
Drain-source on-state resistance	R _{D(on)}	V _{GS} =10 V, I _D =1 A	-	4.2	5.2	Ω
Dynamic characteristics						
Input capacitance	C _{iss}	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz	-	338	-	pF
Output capacitance	C _{oss}		-	36	-	
Reverse transfer capacitance	C _{rss}		-	3.4	-	
Turn-on delay time	t _{d(on)}	V _{DD} = 325 V, I _D = 2 A R _G = 10 Ω, V _{GS} =15 V	-	17.2	-	ns
Rise time	t _r		-	35.6	-	
Turn-off delay time	t _{d(off)}		-	33.9	-	
Fall time	t _f		-	29	-	
Gate charge characteristics						
Gate to source charge	Q _{gs}	V _{DD} =520 V, I _D =2 A, V _{GS} =0 to 10 V	-	2.6	-	nC
Gate to drain charge	Q _{gd}		-	4.7	-	
Gate charge total	Q _g		-	10.2	-	
Gate plateau voltage	V _{plateau}		-	5	-	
Reverse diode characteristics						
Diode forward voltage	V _{SD}	V _{GS} =0 V, I _F =2 A	-	-	1.5	V
Reverse recovery time	t _{rr}	V _R =400 V, I _F =2 A, dI _F /dt=100 A/μs	-	221.8	-	ns
Reverse recovery charge	Q _{rr}		-	0.75	-	
Peak reverse recovery current	I _{rrm}		-	7.4	-	

Notes:

1. Pulse width limited by maximum junction temperature.
2. L=10mH, I_{AS} = 4A, Starting T_j= 25°C.
3. I_{SD} = 2A, di/dt≤100A/us, V_{DD}≤BV_{DS}, Starting T_j= 25°C.

Electrical Characteristics Diagrams

Figure 1. Typical Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current




Figure 4. Threshold Voltage vs. Temperature




Figure 5. Breakdown Voltage vs. Temperature




Figure 6. On-Resistance vs. Temperature




Figure 7. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area

C C TO-220F




Figure 11. Power Dissipation vs. Temperature

C C TO-220F/TO-126




Figure 8. Gate Charge Characterist




Figure 10. Maximum Safe Operating Area

C C TO-220/TO-251/TO-252




Figure 12. Power Dissipation vs. Temperature

C C TO-220/TO-251/TO-252




Figure 13. Continuous Drain Current vs. Temperature




Figure 14. Body Diode Transfer Characteristics




Figure 15 Transient Thermal Impedance, Junction to CaseC TO-220F/TO-126









Figure 16. Transient Thermal Impedance, Junction to CaseC TO-220/TO-251/TO-252



Gate Charge Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveforms

