

## Description

The VSM40N20 uses advanced trench technology and design to provide excellent RDS(ON) with low gate charge. It can be used in a wide variety of applications.

## General Features


- $V_{DS} = 200V, I_D = 40A$
- $R_{DS(ON)} < 41m\Omega @ V_{GS} = 10V$
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

## Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-220F



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM40N20-TF	VSM40N20	TO-220F	-	-	-

## Absolute Maximum Ratings ( $T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	200	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	40	A
Drain Current-Continuous( $T_C=100^\circ C$ )	$I_D (100^\circ C)$	28	A
Pulsed Drain Current	$I_{DM}$	160	A
Maximum Power Dissipation	$P_D$	60	W
Derating factor		0.4	W/ $^\circ C$
Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	480	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

## Thermal Characteristic

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	2.5	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	60	$^\circ C/W$

**Electrical Characteristics ( $T_A=25^\circ\text{C}$  unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	200	220	-	V
Zero Gate Voltage Drain Current	$\text{I}_{\text{DSS}}$	$\text{V}_{\text{DS}}=200\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
Gate-Body Leakage Current	$\text{I}_{\text{GSS}}$	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	$\pm100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	2	3.2	4	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=20\text{A}$	-	36.4	41	$\text{m}\Omega$
Forward Transconductance	$\text{g}_{\text{FS}}$	$\text{V}_{\text{DS}}=25\text{V}, \text{I}_D=25\text{A}$	26	-	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	$\text{C}_{\text{iss}}$	$\text{V}_{\text{DS}}=25\text{V}, \text{V}_{\text{GS}}=0\text{V},$ $F=1.0\text{MHz}$	-	6500	-	PF
Output Capacitance	$\text{C}_{\text{oss}}$		-	290	-	PF
Reverse Transfer Capacitance	$\text{C}_{\text{rss}}$		-	220	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$\text{V}_{\text{DD}}=30\text{V}, \text{R}_L=15\Omega$ $\text{V}_{\text{GS}}=10\text{V}, \text{R}_G=2.5\Omega$	-	26	-	nS
Turn-on Rise Time	$t_r$		-	24	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	91	-	nS
Turn-Off Fall Time	$t_f$		-	39	-	nS
Total Gate Charge	$\text{Q}_g$	$\text{V}_{\text{DS}}=30\text{V}, \text{I}_D=30\text{A},$ $\text{V}_{\text{GS}}=10\text{V}$	-	163	-	nC
Gate-Source Charge	$\text{Q}_{\text{gs}}$		-	31	-	nC
Gate-Drain Charge	$\text{Q}_{\text{gd}}$		-	64	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	$\text{V}_{\text{SD}}$	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_S=40\text{A}$	-		1.2	V
Diode Forward Current <sup>(Note 2)</sup>	$\text{I}_S$		-	-	40	A
Reverse Recovery Time	$t_{\text{rr}}$	$T_J = 25^\circ\text{C}, I_F = 40\text{A}$ $dI/dt = 100\text{A}/\mu\text{s}$ <sup>(Note 3)</sup>	-	42	-	nS
Reverse Recovery Charge	$\text{Q}_{\text{rr}}$		-	66	-	nC
Forward Turn-On Time	$t_{\text{on}}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. E<sub>AS</sub> condition:  $T_J=25^\circ\text{C}, \text{V}_{\text{DD}}=50\text{V}, \text{V}_{\text{G}}=10\text{V}, \text{L}=1\text{mH}, \text{R}_G=25\Omega$

## Test Circuit


### 1) E<sub>AS</sub> test Circuit




### 2) Gate charge test Circuit




### 3) Switch Time Test Circuit




### Typical Electrical and Thermal Characteristics (Curves)




**Figure 1 Output Characteristics**




**Figure 4 Rdson-JunctionTemperature**




**Figure 2 Transfer Characteristics**








**Figure 5 Gate Charge**



**Figure 3 Rdson- Drain Current**



**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 9  $BV_{DSS}$  vs Junction Temperature**

**Figure 8 Safe Operation Area**

**Figure 10  $V_{GS(th)}$  vs Junction Temperature**

**Figure 11 Normalized Maximum Transient Thermal Impedance**