

## Description

The VSM50P06 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge .This device is well suited for high current load applications.

## General Features


- $V_{DS} = -60V, I_D = -50A$
- $R_{DS(ON)} < 28m\Omega @ V_{GS} = -10V$
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation

## Application

- Load switch



TO-220C



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM50P06-TC	VSM50P06	TO-220C	-	-	-


## Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-50	A
Drain Current-Continuous( $T_c=100^\circ C$ )	$I_D (100^\circ C)$	-35	A
Pulsed Drain Current	$I_{DM}$	-150	A
Maximum Power Dissipation	$P_D$	95	W
Derating factor		0.76	W/ $^\circ C$
Single pulse avalanche energy <small>(Note 5)</small>	$E_{AS}$	722	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$




## Test Circuit


### 1) E<sub>AS</sub> Test Circuit




### 2) Gate Charge Test Circuit




### 3) Switch Time Test Circuit




### Typical Electrical and Thermal Characteristics (Curves)




**Figure 1 Output Characteristics**




**Figure 2 Transfer Characteristics**




**Figure 3 Rdson- Drain Current**








**Figure 4 Rdson-Junction Temperature**



**Figure 5 Gate Charge**



**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 8 Safe Operation Area**

**Figure 9 BV<sub>DSS</sub> vs Junction Temperature**

**Figure 10 ID Current Derating vs Junction Temperature**

**Figure 11 Normalized Maximum Transient Thermal Impedance**