

Description

The VSM5P05 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = -55V, I_D = -5A$
- $R_{DS(ON)} < 80m\Omega @ V_{GS} = -10V$
- High density cell design for ultra low $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- DC-DC Converter



SOP-8



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM5P05-S8	VSM5P05	SOP-8	Ø330mm	12mm	4000 units

Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-55	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-5	A
Drain Current-Continuous($T_C=100^\circ C$)	$I_D (100^\circ C)$	-3.0	A
Pulsed Drain Current	I_{DM}	-25	A
Maximum Power Dissipation	P_D	3	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	°C

Thermal Characteristic

Thermal Resistance ,Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	42	°C/W
---	-----------------	----	------

Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=-250\mu\text{A}$	-55	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=-55\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=-250\mu\text{A}$	-1.5	-2.6	-3.5	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=-10\text{V}, \text{I}_D=-5\text{A}$	-	64	80	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=-15\text{V}, \text{I}_D=-5\text{A}$	16	-	-	S
Dynamic Characteristics ^(Note 4)						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=-20\text{V}, \text{V}_{\text{GS}}=0\text{V},$ $F=1.0\text{MHz}$	-	1450	-	PF
Output Capacitance	C_{oss}		-	145	-	PF
Reverse Transfer Capacitance	C_{rss}		-	110	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$\text{V}_{\text{DD}}=-30\text{V}, \text{R}_{\text{L}}=30\Omega$ $\text{V}_{\text{GS}}=-10\text{V}, \text{R}_{\text{GEN}}=6\Omega$	-	8	-	nS
Turn-on Rise Time	t_r		-	9	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	65	-	nS
Turn-Off Fall Time	t_f		-	30	-	nS
Total Gate Charge	Q_g	$\text{V}_{\text{DS}}=-30\text{V}, \text{I}_D=-5\text{A},$ $\text{V}_{\text{GS}}=-10\text{V}$	-	26	-	nC
Gate-Source Charge	Q_{gs}		-	4.5	-	nC
Gate-Drain Charge	Q_{gd}		-	7	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_S=-5\text{A}$	-	-	-1.2	V
Diode Forward Current ^(Note 2)	I_S		-	-	-5	A

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics

(Curves)




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge

Figure 3 Rdson- Drain Current









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 BV_{dss} vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 $V_{GS(th)}$ vs Junction Temperature

Figure 11 Normalized Maximum Transient Thermal Impedance