

### Description


The VSM5P06 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. This device is well suited for high current load applications.

### General Features


- $V_{DS} = -60V, I_D = -5A$   
 $R_{DS(ON)} < 65m\Omega @ V_{GS} = -10V$   
 $R_{DS(ON)} < 85m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low  $R_{ds(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation

### Application

- High side switch for full bridge converter
- DC/DC converter for LCD display



SOP-8



Schematic Diagram

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM5P06-S8	VSM5P06	SOP-8	-	-	-

### Absolute Maximum Ratings ( $T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-5	A
Drain Current-Continuous( $T_C = 100^\circ C$ )	$I_D(100^\circ C)$	-3.5	A
Pulsed Drain Current	$I_{DM}$	-20	A
Maximum Power Dissipation	$P_D$	2.5	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

### Thermal Characteristic




Thermal Resistance, Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	50	$^\circ C/W$
---	-----------------	----	--------------







**Electrical Characteristics ( $T_C=25^{\circ}\text{C}$  unless otherwise noted)**






Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=-250\mu A$	-60	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-60V, V_{GS}=0V$	-	-	-1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics</b> (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1	-1.5	-2.2	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=-10V, I_D=-5A$	-	49	65	m $\Omega$
		$V_{GS}=-4.5V, I_D=-5A$	-	58	85	m $\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=-5V, I_D=-5A$	-	10	-	S
<b>Dynamic Characteristics</b> (Note 4)						
Input Capacitance	$C_{ISS}$	$V_{DS}=-30V, V_{GS}=0V,$ $F=1.0\text{MHz}$	-	1630.7	-	PF
Output Capacitance	$C_{OSS}$		-	90.6	-	PF
Reverse Transfer Capacitance	$C_{RSS}$		-	77.3	-	PF
<b>Switching Characteristics</b> (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=-30V, R_L=1.5\Omega,$ $V_{GS}=-10V, R_G=3\Omega$	-	11	-	nS
Turn-on Rise Time	$t_r$		-	14	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	33	-	nS
Turn-Off Fall Time	$t_f$		-	13	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=-30V, I_D=-5A,$ $V_{GS}=-10V$	-	37.6	-	nC
Gate-Source Charge	$Q_{gs}$		-	4.3	-	nC
Gate-Drain Charge	$Q_{gd}$		-	7.2	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	$V_{SD}$	$V_{GS}=0V, I_S=-5A$	-	-	-1.2	V
Diode Forward Current (Note 2)	$I_S$		-	-	-5	A
Reverse Recovery Time	$t_{rr}$	$T_J = 25^{\circ}\text{C}, I_F = -5A$ $di/dt = -100A/\mu s$ (Note 3)	-	35	-	nS
Reverse Recovery Charge	$Q_{rr}$		-	38	-	nC
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production

**Test Circuit**
**1) E<sub>AS</sub> Test Circuit**

**2) Gate Charge Test Circuit**

**3) Switch Time Test Circuit**


**Typical Electrical and Thermal Characteristics (Curves)**

**Figure 1 Output Characteristics**

**Figure 2 Transfer Characteristics**

**Figure 3 Rdson- Drain Current**

**Figure 4 Rdson-Junction Temperature**

**Figure 5 Gate Charge**

**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 9  $BV_{DSS}$  vs Junction Temperature**

**Figure 8 Safe Operation Area**

**Figure 10  $V_{GS(th)}$  vs Junction Temperature**

**Figure 11 Normalized Maximum Transient Thermal Impedance**