

Description

The VSM5P10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications. It is ESD protected.

General Features


- $V_{DS} = -100V, I_D = -5A$
- $R_{DS(ON)} < 100m\Omega @ V_{GS} = -10V$ (Typ: $85m\Omega$)
- $R_{DS(ON)} < 120m\Omega @ V_{GS} = -10V$ (Typ: $95m\Omega$)
- Super high dense cell design
- Advanced trench process technology
- Reliable and rugged
- High density cell design for ultra low on-resistance

Application

- Power switch
- DC/DC converters



SOP-8



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM5P10-S8	VSM5P10	SOP-8	Ø330mm	12mm	4000 units

Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-5	A
Drain Current-Continuous($T_c=100^\circ C$)	$I_D (100^\circ C)$	-3.5	A
Pulsed Drain Current	I_{DM}	-30	A
Maximum Power Dissipation	P_D	3.1	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	40	°C/W
---	-----------------	----	------

Electrical Characteristics ($T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						


Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=-250\mu A$	-100	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-100V, V_{GS}=0V$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 10	μA
On Characteristics <small>(Note 3)</small>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1	-1.9	-3	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=-10V, I_D=-5A$	-	85	100	$m\Omega$
		$V_{GS}=-4.5V, I_D=-5A$		95	120	
Forward Transconductance	g_{FS}	$V_{DS}=-5V, I_D=-5A$	5	-	-	S
Dynamic Characteristics <small>(Note 4)</small>						
Input Capacitance	C_{iss}	$V_{DS}=-50V, V_{GS}=0V, F=1.0MHz$	-	3810	-	PF
Output Capacitance	C_{oss}		-	129	-	PF
Reverse Transfer Capacitance	C_{rss}		-	125	-	PF
Switching Characteristics <small>(Note 4)</small>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=-50V, I_D=-5A, V_{GS}=-10V, R_{GEN}=9\Omega$	-	16	-	nS
Turn-on Rise Time	t_r		-	73	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	34	-	nS
Turn-Off Fall Time	t_f		-	57	-	nS
Total Gate Charge	Q_g	$V_{DS}=-50V, I_D=-5A, V_{GS}=-10V$	-	70	-	nC
Gate-Source Charge	Q_{gs}		-	12.5	-	nC
Gate-Drain Charge	Q_{gd}		-	15.5	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage <small>(Note 3)</small>	V_{SD}	$V_{GS}=0V, I_S=-5A$	-	-	-1.2	V
Diode Forward Current <small>(Note 2)</small>	I_S	-	-	-	-5	A
Reverse Recovery Time	t_{rr}	$T_J = 25^\circ C, I_F = -5A$ $di/dt = 100A/\mu s$ <small>(Note 3)</small>	-	88.3	-	nS
Reverse Recovery Charge	Q_{rr}		-	65.9	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $T_j=25^\circ C, V_{DD}=-50V, V_G=-10V, L=0.5mH, R_g=25\Omega$

Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Drain Current vs Case Temperature

Figure 8 Safe Operation Area

Figure 10 Power De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance