


## Description

<p><b>Features</b></p> <ul style="list-style-type: none"> <li>● 20V, 6A</li> <li>● <math>R_{DS(ON)} &lt; 28m\Omega</math> @ <math>V_{GS} = 4.5V</math></li> <li>● <math>R_{DS(ON)} &lt; 38m\Omega</math> @ <math>V_{GS} = 2.5V</math></li> <li>● Advanced Trench Technology</li> <li>● Excellent <math>R_{DS(ON)}</math> and Low Gate Charge</li> <li>● Lead free product is acquired</li> </ul>	<p><b>Application</b></p> <ul style="list-style-type: none"> <li>● Load Switch</li> <li>● PWM Application</li> <li>● Power management</li> </ul>
 SOP-8	 Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
VSM6DN02-S8	VSM6DN02	TAPING	SOP-8	13inch	4000	-

## Absolute Maximum Ratings ( $T_A=25^\circ C$ unless otherwise specified)

Symbol	Parameter	Max.	Units
$V_{DSS}$	Drain-Source Voltage	20	V
$V_{GSS}$	Gate-Source Voltage	$\pm 12$	V
$I_D$	Continuous Drain Current	$T_A = 25^\circ C$	A
		$T_A = 100^\circ C$	A
$I_{DM}$	Pulsed Drain Current <sup>note1</sup>	24	A
$P_D$	Power Dissipation	$T_A = 25^\circ C$	W
$R_{\theta JA}$	Thermal Resistance, Junction to Case	78	$^\circ C/W$
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +150	$^\circ C$

## Electrical Characteristics ( $T_J=25^\circ\text{C}$ unless otherwise specified)


Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
<b>Off Characteristic</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$ , $I_D=250\mu\text{A}$	20	-	-	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=20\text{V}$ , $V_{GS}=0\text{V}$ ,	-	-	1.0	$\mu\text{A}$
$I_{GSS}$	Gate to Body Leakage Current	$V_{DS}=0\text{V}$ , $V_{GS}=\pm 12\text{V}$	-	-	$\pm 100$	nA
<b>On Characteristics</b>						
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu\text{A}$	0.4	0.7	1.0	V
$R_{DS(\text{on})}$ note2	Static Drain-Source on-Resistance	$V_{GS}=4.5\text{V}$ , $I_D=6\text{A}$	-	20	28	$\text{m}\Omega$
		$V_{GS}=2.5\text{V}$ , $I_D=5\text{A}$	-	25.5	38	
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS}=10\text{V}$ , $V_{GS}=0\text{V}$ , $f=1.0\text{MHz}$	-	358	-	pF
$C_{oss}$	Output Capacitance		-	69.3	-	pF
$C_{rss}$	Reverse Transfer Capacitance		-	58.5	-	pF
$Q_g$	Total Gate Charge	$V_{DS}=10\text{V}$ , $I_D=3\text{A}$ , $V_{GS}=4.5\text{V}$	-	5.6	-	nC
$Q_{gs}$	Gate-Source Charge		-	0.8	-	nC
$Q_{gd}$	Gate-Drain("Miller") Charge		-	1	-	nC
<b>Switching Characteristics</b>						
$t_{d(on)}$	Turn-on Delay Time	$V_{DS}=10\text{V}$ , $I_D=6\text{A}$ , $R_{\text{GEN}}=3\Omega$ , $V_{GS}=4.5\text{V}$	-	16	-	ns
$t_r$	Turn-on Rise Time		-	51	-	ns
$t_{d(off)}$	Turn-off Delay Time		-	21	-	ns
$t_f$	Turn-off Fall Time		-	19	-	ns
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
$I_s$	Maximum Continuous Drain to Source Diode Forward Current	-	-	6	A	
$I_{sM}$	Maximum Pulsed Drain to Source Diode Forward Current	-	-	24	A	
$V_{SD}$	Drain to Source Diode Forward Voltage	$V_{GS}=0\text{V}$ , $I_s=6\text{A}$	-	-	1.2	V

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature


2. Pulse Test: Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 0.5\%$

## Typical Performance Characteristics


**Figure1:** Output Characteristics




**Figure 2:** Typical Transfer Characteristics




**Figure 3:** On-resistance vs. Drain Current




**Figure 5:** Gate Charge Characteristics




**Figure 4:** Body Diode Characteristics




**Figure 6:** Capacitance Characteristics




**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature




**Figure 8:** Normalized on Resistance vs. Junction Temperature




**Figure 9:** Maximum Safe Operating Area



**Figure 10:** Maximum Continuous Drain Current vs. Ambient Temperature



**Figure.11:** Maximum Effective Transient Thermal Impedance, Junction-to-Ambient



## Test Circuit




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms