

## Description

The VSM70P06 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

## General Features


- $V_{DS} = -60V, I_D = -70A$
- $R_{DS(ON)} < 18m\Omega @ V_{GS} = -10V$
- High density cell design for ultra low  $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation

## Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-263



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM70P06-T3	VSM70P06	TO-263	-	-	-

## Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-70	A
Drain Current-Continuous( $T_c=100^\circ C$ )	$I_D (100^\circ C)$	-49.5	A
Pulsed Drain Current	$I_{DM}$	280	A
Maximum Power Dissipation	$P_D$	200	W
Derating factor		1.33	W/ $^\circ C$
Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	TBD	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

## Thermal Characteristic

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	0.75	$^\circ C/W$
--	-----------------	------	--------------

**Electrical Characteristics ( $T_c=25^\circ\text{C}$  unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=-250\mu\text{A}$	-60	-	-	V
Zero Gate Voltage Drain Current	$\text{I}_{\text{DSS}}$	$\text{V}_{\text{DS}}=-60\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
Gate-Body Leakage Current	$\text{I}_{\text{GSS}}$	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	$\pm100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=-250\mu\text{A}$	-1.0	-1.75	-2.5	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=-10\text{V}, \text{I}_D=-20\text{A}$	-	15.5	18	$\text{m}\Omega$
Forward Transconductance	$\text{g}_{\text{FS}}$	$\text{V}_{\text{DS}}=-5\text{V}, \text{I}_D=-20\text{A}$	-	TBD	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	$\text{C}_{\text{iss}}$	$\text{V}_{\text{DS}}=-30\text{V}, \text{V}_{\text{GS}}=0\text{V},$ $F=1.0\text{MHz}$	-	3850	-	PF
Output Capacitance	$\text{C}_{\text{oss}}$		-	249	-	PF
Reverse Transfer Capacitance	$\text{C}_{\text{rss}}$		-	194	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	$t_{\text{d(on)}}$	$\text{V}_{\text{DD}}=-30\text{V}, \text{I}_D=-20\text{A}$ $\text{V}_{\text{GS}}=-10\text{V}, \text{R}_{\text{GEN}}=3\Omega$	-	TBD	-	nS
Turn-on Rise Time	$t_r$		-	TBD	-	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	TBD	-	nS
Turn-Off Fall Time	$t_f$		-	TBD	-	nS
Total Gate Charge	$\text{Q}_g$	$\text{V}_{\text{DS}}=-30\text{V}, \text{I}_D=-20\text{A},$ $\text{V}_{\text{GS}}=-10\text{V}$	-	73	-	nC
Gate-Source Charge	$\text{Q}_{\text{gs}}$		-	14	-	nC
Gate-Drain Charge	$\text{Q}_{\text{gd}}$		-	18	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	$\text{V}_{\text{SD}}$	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_S=-20\text{A}$	-	-	1.2	V
Diode Forward Current <sup>(Note 2)</sup>	$\text{I}_S$		-	-	-70	A
Reverse Recovery Time	$t_{\text{rr}}$	$\text{TJ} = 25^\circ\text{C}, \text{IF} = -20\text{A}$ $d\text{i}/dt = 100\text{A}/\mu\text{s}$ <sup>(Note 3)</sup>	-	TBD	-	nS
Reverse Recovery Charge	$\text{Q}_{\text{rr}}$		-	TBD	-	nC

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5.  $E_{AS}$  condition:  $\text{Tj}=25^\circ\text{C}, \text{V}_{\text{DD}}=-30\text{V}, \text{V}_{\text{G}}=-10\text{V}, \text{L}=0.5\text{mH}, \text{Rg}=25\Omega$

## Test Circuit

### 1) E<sub>AS</sub> Test Circuit



### 2) Gate Charge Test Circuit



### 3) Switch Time Test Circuit

