


## Description

<b>Features</b> <ul style="list-style-type: none"> <li>● 650V, 7A</li> <li>● <math>R_{DS(ON)} &lt; 1.35\Omega</math> @ <math>V_{GS} = 10V</math></li> <li>● Fast Switching</li> <li>● Improved dv/dt Capability</li> </ul>	<b>Application</b> <ul style="list-style-type: none"> <li>● Load Switch</li> <li>● PWM Application</li> <li>● Power management</li> </ul> <p style="text-align: center;">100% UIS 100% <math>\Delta V_{ds}</math></p>
 TO-262	 Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	OUTLINE	Device Package	TUBE (PCS)	Inner Box (PCS)	Per Carton (PCS)
VSM7N65-T62	VSM7N65	TUBE	TO-262	50	1,000	5,000

## Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise specified)

Symbol	Parameter		Max.	Units
$V_{DSS}$	Drain-Source Voltage		650	V
$V_{GSS}$	Gate-Source Voltage		$\pm 30$	V
$I_D$	Continuous Drain Current	$T_c = 25^\circ C$	7	A
		$T_c = 100^\circ C$	4.5	A
$I_{DM}$	Pulsed Drain Current <sup>note1</sup>		28	A
$E_{AS}$	Single Pulsed Avalanche Energy <sup>note2</sup>		198	mJ
$P_D$	Power Dissipation	$T_c = 25^\circ C$	63	W
$R_{\theta JC}$	Thermal Resistance, Junction to Case		1.98	$^\circ C / W$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient		62.5	$^\circ C / W$
$T_J, T_{STG}$	Operating and Storage Temperature Range		-55 to +150	$^\circ C$

## Electrical Characteristics ( $T_J=25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
<b>Off Characteristic</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	650	-	-	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS} = 650\text{V}, V_{GS} = 0\text{V}, T_J = 25^\circ\text{C}$	-	-	1	$\mu\text{A}$
$I_{GSS}$	Gate to Body Leakage Current	$V_{GS} = \pm 30\text{V}$	-	-	$\pm 100$	nA
<b>On Characteristics</b>						
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2	-	4	V
$R_{DS(\text{on})}$	Static Drain-Source On-Resistance note3	$V_{GS} = 10\text{V}, I_D = 3.5\text{A}$	-	1.15	1.35	$\Omega$
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = 25\text{V}, V_{GS} = 0\text{V}, f = 1.0\text{MHz}$	-	1148	-	pF
$C_{oss}$	Output Capacitance		-	106	-	pF
$C_{rss}$	Reverse Transfer Capacitance		-	12	-	pF
$Q_g$	Total Gate Charge	$V_{DS} = 520\text{V}, I_D = 7\text{A}, V_{GS} = 10\text{V}$	-	22	-	nC
$Q_{gs}$	Gate-Source Charge		-	4.3	-	nC
$Q_{gd}$	Gate-Drain("Miller") Charge		-	13	-	nC
<b>Switching Characteristics</b>						
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 325\text{V}, I_D = 7\text{A}, R_G = 25\Omega$	-	15	-	ns
$t_r$	Turn-On Rise Time		-	18	-	ns
$t_{d(off)}$	Turn-Off Delay Time		-	80	-	ns
$t_f$	Turn-Off Fall Time		-	35	-	ns
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain to Source Diode Forward Current	-	-	7	A	
$I_{SM}$	Maximum Pulsed Drain to Source Diode Forward Current	-	-	28	A	
$V_{SD}$	Drain to Source Diode Forward Voltage	$V_{GS} = 0\text{V}, I_{SD} = 7\text{A}, T_J = 25^\circ\text{C}$	-	-	1.4	V
$t_{rr}$	Reverse Recovery Time	$V_{GS} = 0\text{V}, I_S = 7\text{A}, \frac{di}{dt} = 100\text{A}/\mu\text{s}$	-	300	-	ns
$Q_{rr}$	Reverse Recovery Charge		-	4.1	-	$\mu\text{C}$


Notes: 1. Repetitive Rating: Pulse width limited by maximum junction temperature

2. EAS condition:  $T_J = 25^\circ\text{C}, V_{DD} = 50\text{V}, V_G = 10\text{V}, L = 10\text{mH}, I_{AS} = 6.3\text{A}$


3. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 1\%$

## Typical Performance Characteristics


**Figure1:** Output Characteristics




**Figure 3:** On-resistance vs. Drain Current




**Figure 5: Gate Charge Characteristics**




**Figure 2:** Typical Transfer Characteristics




**Figure 4:** Body Diode Characteristics




**Figure 6:** Capacitance Characteristics




**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature




**Figure 9:** Maximum Safe Operating Area




**Figure 11:** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Figure 8:** Normalized on Resistance vs. Junction Temperature



**Figure 10:** Maximum Continuous Drain Current vs. Case Temperature



## Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3: Unclamped Inductive Switching Test Circuit & Waveforms