

Description


The VSM9P06 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = -60V, I_D = -9A$
 $R_{DS(ON)} < 35m\Omega @ V_{GS} = -10V$
 $R_{DS(ON)} < 50m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



SOP-8



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM9P06-S8	VSM9P06	SOP-8	-	-	-

Absolute Maximum Ratings ($T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-9	A
Drain Current-Continuous($T_C = 100^\circ C$)	$I_D(100^\circ C)$	-6.4	A
Pulsed Drain Current	I_{DM}	36	A
Maximum Power Dissipation	P_D	3.0	W
Single pulse avalanche energy ^(Note 5)	E_{AS}	156	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ C$

Thermal Characteristic




Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	41.7	$^\circ C/W$
---	-----------------	------	--------------







Electrical Characteristics (T_C=25°C unless otherwise noted)






Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =-250μA	-60	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-60V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250μA	-1.0	-1.75	-2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-9A	-	30.5	35	mΩ
		V _{GS} =-4.5V, I _D =-9A	-	37	50	mΩ
Forward Transconductance	g _{FS}	V _{DS} =-5V, I _D =-9A	-	20	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C _{iss}	V _{DS} =-30V, V _{GS} =0V, F=1.0MHz	-	1919.7	-	PF
Output Capacitance	C _{oss}		-	124.3	-	PF
Reverse Transfer Capacitance	C _{rss}		-	96.9	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =-30V, I _D =-9A V _{GS} =-10V, R _{GEN} =3Ω	-	12	-	nS
Turn-on Rise Time	t _r		-	14	-	nS
Turn-Off Delay Time	t _{d(off)}		-	38	-	nS
Turn-Off Fall Time	t _f		-	15	-	nS
Total Gate Charge	Q _g	V _{DS} =-30V, I _D =-9A, V _{GS} =-10V	-	36.5	-	nC
Gate-Source Charge	Q _{gs}		-	6.9	-	nC
Gate-Drain Charge	Q _{gd}		-	8.2	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =-9A	-	-	1.2	V
Diode Forward Current (Note 2)	I _S		-	-	-9	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F = -9A di/dt = 100A/μs (Note 3)	-	-	40	nS
Reverse Recovery Charge	Q _{rr}		-	-	70	nC

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. E_{AS} condition: T_J=25°C, V_{DD}=-30V, V_G=-10V, L=0.5mH, R_G=25Ω

Test Circuit
1) E_{AS} Test Circuit

2) Gate Charge Test Circuit

3) Switch Time Test Circuit


Typical Electrical and Thermal Characteristics (Curves)

Figure 1 Output Characteristics

Figure 2 Transfer Characteristics

Figure 3 Rdson- Drain Current

Figure 4 Rdson-Junction Temperature

Figure 5 Gate Charge

Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 BV_{DSS} vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 V_{GS(th)} vs Junction Temperature

Figure 11 Normalized Maximum Transient Thermal Impedance