

Description

These N-Channel enhancement mode power field effect transistors are using split gate trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

Features

- ◆ 40V, 9A, $R_{DS(on),max} = 16m\Omega @ V_{GS} = 10V$
- ◆ Improved dv/dt capability
- ◆ Fast switching
- ◆ 100% EAS Guaranteed
- ◆ Green device available

Applications

- ◆ Motor Drives
- ◆ UPS
- ◆ DC-DC Converter


Product Summary

V_{DSS}	40V
$R_{DS(on),max} @ V_{GS}=10V$	16mΩ
I_D	9A

Pin Configuration



SOP-8



Schematic

Absolute Maximum Ratings

 $T_c = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	40	V
Continuous drain current ($T_A = 25^\circ C$)	I_D	9	A
($T_A = 100^\circ C$)		5	A
Pulsed drain current ¹⁾	I_{DM}	27	A
Gate-Source voltage	V_{GSS}	± 20	V
Avalanche energy ²⁾	E_{AS}	4	mJ
Power Dissipation	P_D	2.1	W
Storage Temperature Range	T_{STG}	-55 to +150	°C
Operating Junction Temperature Range	T_J	-55 to +150	°C

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	60	°C/W
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	60	°C/W

Package Marking and Ordering Information

Device	Device Package	Marking
VST04N160-S8	SOP-8	VST04N160-S8

Electrical Characteristics

T_J = 25°C unless otherwise noted

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Static characteristics						
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0 V, I _D =250μA	40	---	---	V
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.2	1.7	2.5	V
Drain-source leakage current	I _{DSS}	V _{DS} =40 V, V _{GS} =0V	---	---	1	μA
Gate leakage current, Forward	I _{GSSF}	V _{GS} =20 V, V _{DS} =0 V	---	---	100	nA
Gate leakage current, Reverse	I _{GSSR}	V _{GS} =-20 V, V _{DS} =0 V	---	---	-100	nA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =10 V, I _D =6 A	---	12.8	16	mΩ
		V _{GS} =4.5 V, I _D =5 A	---	18.8	25	mΩ
Forward transconductance	g _f	V _{DS} =5V , I _D =6A	---	31	---	S
Dynamic characteristics						
Input capacitance	C _{iss}	V _{DS} =15 V, V _{GS} = 0 V, F = 1MHz	---	378	---	pF
Output capacitance	C _{oss}		---	242	---	
Reverse transfer capacitance	C _{rss}		---	19.5	---	
Turn-on delay time	t _{d(on)}	V _{DD} = 20V,V _{GS} =10V, I _D = 6A R _G =3.3Ω	---	12.5	---	ns
Rise time	t _r		---	5.5	---	
Turn-off delay time	t _{d(off)}		---	18.3	---	
Fall time	t _f		---	9.2	---	
Gate resistance	R _g	V _{GS} =0 V,V _{DS} =0 V, F=1MHz	---	2.2	---	Ω
Gate charge characteristics						
Gate to source charge	Q _{gs}	V _{DS} =32V, I _D =6A, V _{GS} = 10 V	---	2.8	---	nC
Gate to drain charge	Q _{gd}		---	1.1	---	
Gate charge total	Q _g		---	7.6	---	
Drain-Source diode characteristics and Maximum Ratings						
Continuous Source Current	I _s	V _{GS} =0V, I _s =6A, T _J =25°C	---	---	1.7	A
Pulsed Source Current ³⁾	I _{SM}		---	---	5.1	A
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _s =6A, T _J =25°C	---	---	1.2	V
Reverse recovery time	t _{rr}	I _F =6A,dI _F /dt=100 A/μs	---	20.2	---	ns
Reverse recovery charge	Q _{rr}		---	35.3	---	nC

Notes:

1: Repetitive Rating: Pulse width limited by maximum junction temperature.

2: V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=9A, Starting T_J=25°C.

3: Pulse Test: Pulse Width ≤300 μ s, Duty Cycle≤2%.

Electrical Characteristics Diagrams

Figure 1. Typ. Output Characteristics




Figure 3. Capacitance Characteristics




Figure 5. Body-Diode Characteristics




Figure 2. Transfer Characteristics




Figure 4. Gate Charge Waveform




Figure 6. Rdson-Drain Current




Figure 7. Rdson-Junction Temperature




Figure 8. $V_{GS(th)}$ -Junction Temperature




Figure 9. On-Resistance vs. Gate-to-Source voltage




Figure 10: Safe Operating Area







Figure 11. Normalized Maximum Transient Thermal Impedance





Test Circuit & Waveform



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

