

Description

These N-Channel enhancement mode power field effect transistors are using split gate trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and with stand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

Features


- ◆ 40V,9A, $R_{DS(on),max} = 16m\Omega @ V_{GS} = 10V$
- ◆ Improved dv/dt capability
- ◆ Fast switching
- ◆ 100% EAS Guaranteed
- ◆ Green device available

Applications


- ◆ Motor Drives
- ◆ UPS
- ◆ DC-DC Converter

Product Summary

V_{DSS}	40V
$R_{DS(on),max} @ V_{GS}=10V$	16m Ω
I_D	9A

Pin Configuration


SOP-8



Schematic

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	40	V
Continuous drain current ($T_A = 25^\circ\text{C}$) ($T_A = 100^\circ\text{C}$)	I_D	9	A
		5	A
Pulsed drain current ¹⁾	I_{DM}	27	A
Gate-Source voltage	V_{GSS}	± 20	V
Avalanche energy ²⁾	E_{AS}	4	mJ
Power Dissipation	P_D	2.1	W
Storage Temperature Range	T_{STG}	-55 to +150	$^\circ\text{C}$
Operating Junction Temperature Range	T_J	-55 to +150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	60	$^\circ\text{C/W}$
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	60	$^\circ\text{C/W}$

Package Marking and Ordering Information

Device	Device Package	Marking
VST04N160-S8	SOP-8	VST04N160-S8

Electrical Characteristics

 $T_J = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Static characteristics						
Drain-source breakdown voltage	BV_{DSS}	$V_{GS}=0\text{ V}, I_D=250\mu\text{A}$	40	---	---	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.2	1.7	2.5	V
Drain-source leakage current	I_{DSS}	$V_{DS}=40\text{ V}, V_{GS}=0\text{ V}$	---	---	1	μA
Gate leakage current, Forward	I_{GSSF}	$V_{GS}=20\text{ V}, V_{DS}=0\text{ V}$	---	---	100	nA
Gate leakage current, Reverse	I_{GSSR}	$V_{GS}=-20\text{ V}, V_{DS}=0\text{ V}$	---	---	-100	nA
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=10\text{ V}, I_D=6\text{ A}$	---	12.8	16	m Ω
		$V_{GS}=4.5\text{ V}, I_D=5\text{ A}$	---	18.8	25	m Ω
Forward transconductance	g_{fs}	$V_{DS}=5\text{ V}, I_D=6\text{ A}$	---	31	---	S
Dynamic characteristics						
Input capacitance	C_{iss}	$V_{DS}=15\text{ V}, V_{GS}=0\text{ V},$ $F=1\text{ MHz}$	---	378	---	pF
Output capacitance	C_{oss}		---	242	---	
Reverse transfer capacitance	C_{rss}		---	19.5	---	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=20\text{ V}, V_{GS}=10\text{ V}, I_D=6\text{ A}$ $R_G=3.3\Omega$	---	12.5	---	ns
Rise time	t_r		---	5.5	---	
Turn-off delay time	$t_{d(off)}$		---	18.3	---	
Fall time	t_f		---	9.2	---	
Gate resistance	R_g	$V_{GS}=0\text{ V}, V_{DS}=0\text{ V}, F=1\text{ MHz}$	---	2.2	---	Ω
Gate charge characteristics						
Gate to source charge	Q_{gs}	$V_{DS}=32\text{ V}, I_D=6\text{ A},$ $V_{GS}=10\text{ V}$	---	2.8	---	nC
Gate to drain charge	Q_{gd}		---	1.1	---	
Gate charge total	Q_g		---	7.6	---	
Drain-Source diode characteristics and Maximum Ratings						
Continuous Source Current	I_S		---	---	1.7	A
Pulsed Source Current ³⁾	I_{SM}		---	---	5.1	A
Diode Forward Voltage	V_{SD}	$V_{GS}=0\text{ V}, I_S=6\text{ A}, T_J=25^\circ\text{C}$	---	---	1.2	V
Reverse recovery time	t_{rr}	$I_F=6\text{ A}, dI_F/dt=100\text{ A}/\mu\text{s}$	---	20.2	---	ns
Reverse recovery charge	Q_{rr}		---	35.3	---	nC

Notes:

- 1: Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2: $V_{DD}=25\text{ V}, V_{GS}=10\text{ V}, L=0.1\text{ mH}, I_{AS}=9\text{ A}$, Starting $T_J=25^\circ\text{C}$.
- 3: Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

Electrical Characteristics Diagrams

Figure 1. Typ. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge Waveform




Figure 5. Body-Diode Characteristics




Figure 6. Rdson-Drain Current






Figure 7. R_{ds(on)}-Junction Temperature

 Figure 8. V_{GS(th)}-Junction Temperature


Figure 9. On-Resistance vs. Gate-to-Source voltage




Figure 10: Safe Operating Area








Figure 11. Normalized Maximum Transient Thermal Impedance



Test Circuit & Waveform
Gate Charge Test Circuit & Waveform

Resistive Switching Test Circuit & Waveforms

Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

Diode Recovery Test Circuit & Waveforms
