

## Description


The VST06N018 uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of  $R_{DS(on)}$  and  $Q_g$ . This device is ideal for high-frequency switching and synchronous rectification.

## General Features


- $V_{DS} = 60V, I_D = 200A$   
 $R_{DS(on)} = 1.8m\Omega$  (typical) @  $V_{GS} = 10V$
- Excellent gate charge x  $R_{DS(on)}$  product
- Very low on-resistance  $R_{DS(on)}$
- 175 °C operating temperature
- Pb-free lead plating
- 100% UIS tested

## Application

- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification



TO-247



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST06N018-T7	VST06N018	TO-247	-	-	-

## Absolute Maximum Ratings ( $T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous (Silicon Limited)	$I_D$	200	A
Drain Current-Continuous ( $T_C = 100^\circ C$ )	$I_D(100^\circ C)$	150	A
Pulsed Drain Current	$I_{DM}$	800	A
Maximum Power Dissipation	$P_D$	255	W
Derating factor		1.7	W/ $^\circ C$
Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	2000	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

## Thermal Characteristic




Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	0.59	$^\circ C/W$
--	-----------------	------	--------------







**Electrical Characteristics ( $T_C=25^\circ\text{C}$  unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	60		-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=60V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics</b> (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2.2	2.7	3.5	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=100A$	-	1.8	2.2	m $\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=10V, I_D=100A$	-	60	-	S
<b>Dynamic Characteristics</b> (Note 4)						
Input Capacitance	$C_{iss}$	$V_{DS}=30V, V_{GS}=0V,$ $F=1.0\text{MHz}$	-	9200	-	PF
Output Capacitance	$C_{oss}$		-	1900	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	61	-	PF
<b>Switching Characteristics</b> (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=30V, I_D=100A$ $V_{GS}=10V, R_G=4.7\Omega$	-	23	-	nS
Turn-on Rise Time	$t_r$		-	19	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	58	-	nS
Turn-Off Fall Time	$t_f$		-	14	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=30V, I_D=100A,$ $V_{GS}=10V$	-	130		nC
Gate-Source Charge	$Q_{gs}$		-	31.5		nC
Gate-Drain Charge	$Q_{gd}$		-	10.5		nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage	$V_{SD}$	$V_{GS}=0V, I_S=200A$	-		1.2	V
Diode Forward Current	$I_S$		-	-	200	A
Reverse Recovery Time	$t_{rr}$	$T_J = 25^\circ\text{C}, I_F = I_S$	-	67		nS
Reverse Recovery Charge	$Q_{rr}$	$di/dt = 100A/\mu\text{s}$ (Note 3)	-	112		nC

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition :  $T_J=25^\circ\text{C}, V_{DD}=30V, V_G=10V, L=0.5\text{mH}, R_g=25\Omega$

**Test Circuit**
**1) E<sub>AS</sub> test Circuit**

**2) Gate charge test Circuit**

**3) Switch Time Test Circuit**


**Typical Electrical and Thermal Characteristics**

**Figure 1 Output Characteristics**

**Figure 4 Rds(on)-Junction Temperature**

**Figure 2 Transfer Characteristics**

**Figure 5 Gate Charge**

**Figure 3 Rds(on)- Drain Current**

**Figure 6 Source- Drain Diode Forward**




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 Current De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance