

## Description

These N-Channel enhancement mode power field effect transistors are using split gate trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

## Features

- ◆ 100V, 101A,  $R_{DS(on),max} = 8.0\text{m}\Omega$  @  $V_{GS} = 10\text{V}$
- ◆ Improved dv/dt capability
- ◆ Fast switching
- ◆ 100% EAS Guaranteed
- ◆ Green device available

## Applications

- ◆ Motor Drives
- ◆ UPS
- ◆ DC-DC Converter


## Product Summary

$V_{DSS}$	100V
$R_{DS(on),max}$ @ $V_{GS}=10\text{V}$	8.0m $\Omega$
$I_D$	101A

## Pin Configuration



TO-220C



Schematic

## Absolute Maximum Ratings

 $T_c = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	100	V
Continuous drain current ( $T_c = 25^\circ\text{C}$ )	$I_D$	101	A
Continuous drain current ( $T_c = 100^\circ\text{C}$ )		64	A
Pulsed drain current <sup>1)</sup>	$I_{DM}$	404	A
Gate-Source voltage	$V_{GSS}$	$\pm 20$	V
Avalanche energy <sup>2)</sup>	$E_{AS}$	132	mJ
Power Dissipation ( $T_c = 25^\circ\text{C}$ ) TO-220	$P_D$	147	W
Storage Temperature Range	$T_{STG}$	-55 to +150	°C
Operating Junction Temperature Range	$T_J$	-55 to +150	°C

## Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case TO-220	$R_{\theta JC}$	0.85	°C/W
Thermal Resistance, Junction-to-Ambient TO-220	$R_{\theta JA}$	62	°C/W

## Package Marking and Ordering Information

Device	Device Package	Marking
VST10N080-TC	TO-220C	VST10N080-TC

## Electrical Characteristics

 $T_J = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
<b>Static characteristics</b>						
Drain-source breakdown voltage	$\text{BV}_{\text{DSS}}$	$\text{V}_{\text{GS}}=0 \text{ V}, I_{\text{D}}=250 \mu\text{A}$	100	---	---	V
Gate threshold voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, I_{\text{D}}=250 \mu\text{A}$	2	3	4	V
Drain-source leakage current	$I_{\text{DSS}}$	$\text{V}_{\text{DS}}=100 \text{ V}, \text{V}_{\text{GS}}=0 \text{ V}, T_J = 25^\circ\text{C}$	---	---	1	$\mu\text{A}$
Gate leakage current, Forward	$I_{\text{GSSF}}$	$\text{V}_{\text{GS}}=20 \text{ V}, \text{V}_{\text{DS}}=0 \text{ V}$	---	---	100	nA
Gate leakage current, Reverse	$I_{\text{GSSR}}$	$\text{V}_{\text{GS}}=-20 \text{ V}, \text{V}_{\text{DS}}=0 \text{ V}$	---	---	-100	nA
Drain-source on-state resistance	$R_{\text{DS(on)}}$	$\text{V}_{\text{GS}}=10 \text{ V}, I_{\text{D}}=30 \text{ A}$	---	7.1	8.0	$\text{m}\Omega$
Forward transconductance	$g_{\text{fs}}$	$\text{V}_{\text{DS}} = 5\text{V}, I_{\text{D}}=30\text{A}$	---	65	---	S
<b>Dynamic characteristics</b>						
Input capacitance	$C_{\text{iss}}$	$\text{V}_{\text{DS}} = 50 \text{ V}, \text{V}_{\text{GS}} = 0 \text{ V}, F = 1\text{MHz}$	---	1895	---	pF
Output capacitance	$C_{\text{oss}}$		---	572.5	---	
Reverse transfer capacitance	$C_{\text{rss}}$		---	11.8	---	
Turn-on delay time	$t_{\text{d(on)}}$	$\text{V}_{\text{DD}} = 50\text{V}, \text{V}_{\text{GS}}=10\text{V}, I_{\text{D}} = 30\text{A}$	---	16.6	---	ns
Rise time	$t_r$		---	20	---	
Turn-off delay time	$t_{\text{d(off)}}$		---	68	---	
Fall time	$t_f$		---	20.8	---	
Gate resistance	$R_g$	$\text{V}_{\text{GS}}=0\text{V}, \text{V}_{\text{DS}}=0\text{V}, F=1\text{MHz}$	---	1.7	---	$\Omega$
<b>Gate charge characteristics</b>						
Gate to source charge	$Q_{\text{gs}}$	$\text{V}_{\text{DS}}=50 \text{ V}, I_{\text{D}}=50\text{A}, \text{V}_{\text{GS}}= 10 \text{ V}$	---	10	---	nC
Gate to drain charge	$Q_{\text{gd}}$		---	4.2	---	
Gate charge total	$Q_g$		---	28.3	---	
<b>Drain-Source diode characteristics and Maximum Ratings</b>						
Continuous Source Current	$I_s$		---	---	101	A
Pulsed Source Current <sup>3)</sup>	$I_{\text{SM}}$		---	---	404	A
Diode Forward Voltage	$\text{V}_{\text{SD}}$	$\text{V}_{\text{GS}}=0\text{V}, I_{\text{S}}=30\text{A}, T_J=25^\circ\text{C}$	---	0.9	---	V
Reverse Recovery Time	$t_{\text{rr}}$	$I_{\text{S}}=30\text{A}, \text{di/dt}=100\text{A/us}, T_J=25^\circ\text{C}$	---	50	---	ns
Reverse Recovery Charge	$Q_{\text{rr}}$		---	72	---	nC

Notes:

1: Repetitive Rating: Pulse width limited by maximum junction temperature.

2:  $\text{V}_{\text{DD}}=50\text{V}, \text{V}_{\text{GS}}=10\text{V}, L=0.5\text{mH}, I_{\text{AS}}=23\text{A}, R_{\text{G}}=25\Omega$ , Starting  $T_J=25^\circ\text{C}$ .

3: Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

## Electrical Characteristics Diagrams

Figure 1.On-Region Characteristics




Figure 3.Body-Diode Characteristics




Figure 5.Rds(on) vs. Gate Voltage




Figure 2.Transfer Characteristics




Figure 4.On-Resistance Variation vs.Drain Current




Figure 6.On-Resistance vs.Temperature




Figure 7.Threshold Voltage vs.Temperature




Figure 8.Breakdown Voltage vs.Temperature




Figure 9.Capacitance Characteristics




Figure 10.Gate Charge Characteristics




Figure 11.Drain Current Derating




Figure 12.Power Dissipation vs.Temperature




Figure 13. Maximum Safe Operating Area





Figure 14. Normalized Maximum Transient Thermal Impedance ( $R_{thJC}$ )



## Test Circuit & Waveform

Figure 15. Gate Charge Test Circuit & Waveform




Figure 16. Resistive Switching Test Circuit & Waveform




Figure 17. Unclamped Inductive Switching (UIS) Test Circuit & Waveform




Figure 18. Diode Recovery Circuit & Waveform

