



<p><b>Description</b></p> <p>These N-Channel enhancement mode power field effect transistors are using split gate trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and with stand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.</p> <p><b>Features</b></p> <ul style="list-style-type: none"> <li>◆ 100V,101A, <math>R_{DS(on),max} = 8.0m\Omega @ V_{GS} = 10V</math></li> <li>◆ Improved dv/dt capability</li> <li>◆ Fast switching</li> <li>◆ 100% EAS Guaranteed</li> <li>◆ Green device available</li> </ul> <p><b>Applications</b></p> <ul style="list-style-type: none"> <li>◆ Motor Drives</li> <li>◆ UPS</li> <li>◆ DC-DC Converter</li> </ul>	<p><b>Product Summary</b></p> <p><math>V_{DSS}</math> 100V</p> <p><math>R_{DS(on),max} @ V_{GS}=10V</math> 8.0m<math>\Omega</math></p> <p><math>I_D</math> 101A</p> <p><b>Pin Configuration</b></p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;">  <p>TO-220C</p> </div> <div style="text-align: center;">  <p>Schematic</p> </div> </div>
---	---

**Absolute Maximum Ratings**  $T_C = 25^\circ C$  unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	100	V
Continuous drain current ( $T_C = 25^\circ C$ )	$I_D$	101	A
Continuous drain current ( $T_C = 100^\circ C$ )		64	A
Pulsed drain current <sup>1)</sup>	$I_{DM}$	404	A
Gate-Source voltage	$V_{GSS}$	$\pm 20$	V
Avalanche energy <sup>2)</sup>	$E_{AS}$	132	mJ
Power Dissipation ( $T_C = 25^\circ C$ ) C C C C TO-220	$P_D$	147	W
Storage Temperature Range	$T_{STG}$	-55 to +150	$^\circ C$
Operating Junction Temperature Range	$T_J$	-55 to +150	$^\circ C$

**Thermal Characteristics**

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case C C C C TO-220	$R_{\theta JC}$	0.85	$^\circ C/W$
Thermal Resistance, Junction-to-Air C C C C TO-220	$R_{\theta JA}$	62	$^\circ C/W$

**Package Marking and Ordering Information**

Device	Device Package	Marking
VST10N080-TC	TO-220C	VST10N080-TC

**Electrical Characteristics**
 $T_J = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
<b>Static characteristics</b>						
Drain-source breakdown voltage	$BV_{DSS}$	$V_{GS}=0\text{ V}, I_D=250\mu\text{A}$	100	---	---	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2	3	4	V
Drain-source leakage current	$I_{DSS}$	$V_{DS}=100\text{ V}, V_{GS}=0\text{V}, T_J = 25^\circ\text{C}$	---	---	1	$\mu\text{A}$
Gate leakage current, Forward	$I_{GSSF}$	$V_{GS}=20\text{ V}, V_{DS}=0\text{ V}$	---	---	100	nA
Gate leakage current, Reverse	$I_{GSSR}$	$V_{GS}=-20\text{ V}, V_{DS}=0\text{ V}$	---	---	-100	nA
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=10\text{ V}, I_D=30\text{ A}$	---	7.1	8.0	$\text{m}\Omega$
Forward transconductance	$g_{fs}$	$V_{DS}=5\text{ V}, I_D=30\text{A}$	---	65	---	S
<b>Dynamic characteristics</b>						
Input capacitance	$C_{iss}$	$V_{DS}=50\text{ V}, V_{GS}=0\text{ V},$ $F=1\text{MHz}$	---	1895	---	pF
Output capacitance	$C_{oss}$		---	572.5	---	
Reverse transfer capacitance	$C_{rss}$		---	11.8	---	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=50\text{V}, V_{GS}=10\text{V}, I_D=30\text{A}$	---	16.6	---	ns
Rise time	$t_r$		---	20	---	
Turn-off delay time	$t_{d(off)}$		---	68	---	
Fall time	$t_f$		---	20.8	---	
Gate resistance	$R_g$	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, F=1\text{MHz}$	---	1.7	---	$\Omega$
<b>Gate charge characteristics</b>						
Gate to source charge	$Q_{gs}$	$V_{DS}=50\text{ V}, I_D=50\text{A},$ $V_{GS}=10\text{ V}$	---	10	---	nC
Gate to drain charge	$Q_{gd}$		---	4.2	---	
Gate charge total	$Q_g$		---	28.3	---	
<b>Drain-Source diode characteristics and Maximum Ratings</b>						
Continuous Source Current	$I_S$		---	---	101	A
Pulsed Source Current <sup>3)</sup>	$I_{SM}$		---	---	404	A
Diode Forward Voltage	$V_{SD}$	$V_{GS}=0\text{V}, I_S=30\text{A}, T_J=25^\circ\text{C}$	---	0.9	---	V
Reverse Recovery Time	$t_{rr}$	$I_S=30\text{A}, di/dt=100\text{A}/\mu\text{s},$ $T_J=25^\circ\text{C}$	---	50	---	ns
Reverse Recovery Charge	$Q_{rr}$		---	72	---	nC

**Notes:**

- 1: Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2:  $V_{DD}=50\text{V}, V_{GS}=10\text{V}, L=0.5\text{mH}, I_{AS}=23\text{A}, R_G=25\Omega,$  Starting  $T_J=25^\circ\text{C}$ .
- 3: Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

**Electrical Characteristics Diagrams**

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. Body-Diode Characteristics




Figure 4. On-Resistance Variation vs. Drain Current




Figure 5. Rds(on) vs. Gate Voltage





Figure 6. On-Resistance vs. Temperature











**Figure 7. Threshold Voltage vs. Temperature**

**Figure 8. Breakdown Voltage vs. Temperature**

**Figure 9. Capacitance Characteristics**

**Figure 10. Gate Charge Characteristics**

**Figure 11. Drain Current Derating**

**Figure 12. Power Dissipation vs. Temperature**


Figure 13. Maximum Safe Operating Area


 Figure 14. Normalized Maximum Transient Thermal Impedance ( $R_{thJC}$ )


**Test Circuit & Waveform**

Figure 15. Gate Charge Test Circuit &amp; Waveform




Figure 16. Resistive Switching Test Circuit &amp; Waveform




Figure 17. Unclamped Inductive Switching (UIS) Test Circuit &amp; Waveform




Figure 18. Diode Recovery Circuit &amp; Waveform

