

### Description

The VST10N180 uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of  $R_{DS(on)}$  and  $Q_g$ . This device is ideal for high-frequency switching and synchronous rectification.

### General Features


- $V_{DS} = 100V, I_D = 35A$   
 $R_{DS(on)} = 18m\Omega$  (typical) @  $V_{GS} = 10V$
- Excellent gate charge x  $R_{DS(on)}$  product(FOM)
- Very low on-resistance  $R_{DS(on)}$
- 150 °C operating temperature
- Pb-free lead plating
- 100% UIS tested

### Application

- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification



TO-220F



Schematic Diagram

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST10N180-TF	VST10N180	TO-220F	-	-	-

### Absolute Maximum Ratings ( $T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous ( <b>Silicon Limited</b> )	$I_D$	35	A
Drain Current-Continuous( $T_C = 100^\circ C$ )	$I_D(100^\circ C)$	24.7	A
Pulsed Drain Current ( <b>Package Limited</b> )	$I_{DM}$	180	A
Maximum Power Dissipation	$P_D$	35	W
Derating factor		0.23	W/ $^\circ C$
Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	200	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

### Thermal Characteristic







Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	4.3	$^\circ C/W$
--	-----------------	-----	--------------






**Electrical Characteristics ( $T_C=25^\circ\text{C}$  unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	100		-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=100V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics</b> (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2		4	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=20A$	-	18	23	m $\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=5V, I_D=20A$	-	35	-	S
<b>Dynamic Characteristics</b> (Note 4)						
Input Capacitance	$C_{iss}$	$V_{DS}=50V, V_{GS}=0V,$ $F=1.0\text{MHz}$	-	1104	-	PF
Output Capacitance	$C_{oss}$		-	154	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	9	-	PF
<b>Switching Characteristics</b> (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=50V, I_D=20A$ $V_{GS}=10V, R_G=1.6\Omega$	-	6	-	nS
Turn-on Rise Time	$t_r$		-	2	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	16	-	nS
Turn-Off Fall Time	$t_f$		-	2	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=50V, I_D=20A,$ $V_{GS}=10V$	-	16.7	-	nC
Gate-Source Charge	$Q_{gs}$		-	7.4		nC
Gate-Drain Charge	$Q_{gd}$		-	2.3		nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage	$V_{SD}$	$V_{GS}=0V, I_S=35A$	-		1.2	V
Diode Forward Current	$I_S$		-	-	35	A
Reverse Recovery Time	$t_{rr}$	$T_J = 25^\circ\text{C}, I_F = 20A$ $di/dt = 100A/\mu s$ (Note 3)	-		26	nS
Reverse Recovery Charge	$Q_{rr}$		-		98	nC

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition :  $T_J=25^\circ\text{C}, V_{DD}=20V, V_G=10V, L=0.5\text{mH}, R_G=25\Omega$

**Typical Electrical and Thermal Characteristics**

**Figure 1 Output Characteristics**

**Figure 2 Transfer Characteristics**

**Figure 3 Rdson- Drain Current**

**Figure 4 Rdson-Junction Temperature**

**Figure 5 Gate Charge**

**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 9 Power De-rating**

**Figure 8 Safe Operation Area**

**Figure 10 Current De-rating**

**Figure 11 Normalized Maximum Transient Thermal Impedance**