

Description

The VST10N750 uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{DS(ON)}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.

General Features


- $V_{DS} = 100V, I_D = 7A$
 $R_{DS(ON)} < 85m\Omega @ V_{GS}=10V$ (Typ:75m Ω)
 $R_{DS(ON)} < 105m\Omega @ V_{GS}=4.5V$ (Typ:85m Ω)
- Excellent gate charge x $R_{DS(on)}$ product(FOM)
- Very low on-resistance $R_{DS(on)}$
- 150 °C operating temperature
- Pb-free lead plating
- 100% UIS tested

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



SOT-223



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST10N750-S23	VST10N750	SOT-223	Ø330mm	12mm	2500 units

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	7	A
Drain Current-Pulsed ^(Note 1)	I_{DM}	28	A
Single pulse avalanche energy ^(Note 5)	E_{AS}	20	mJ
Maximum Power Dissipation	P_D	2.5	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ\text{C}$

Thermal Characteristic


Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	50	$^\circ\text{C/W}$
---	-----------------	----	--------------------


Electrical Characteristics (T_A=25°C unless otherwise noted)







Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	100	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.2	1.9	2.5	V
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =7A	-	75	85	mΩ
		V _{GS} =4.5V, I _D =7A	-	85	105	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =7A	-	8	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C _{iss}	V _{DS} =50V, V _{GS} =0V, F=1.0MHz	-	443	-	PF
Output Capacitance	C _{oss}		-	80	-	PF
Reverse Transfer Capacitance	C _{rss}		-	15.4	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =50V, R _L =7Ω V _{GS} =10V, R _G =2.5Ω	-	6	-	nS
Turn-on Rise Time	t _r		-	2.5	-	nS
Turn-Off Delay Time	t _{d(off)}		-	18	-	nS
Turn-Off Fall Time	t _f		-	2.5	-	nS
Total Gate Charge	Q _g	V _{DS} =50V, I _D =7A, V _{GS} =10V	-	7.2	-	nC
Gate-Source Charge	Q _{gs}		-	1.3	-	nC
Gate-Drain Charge	Q _{gd}		-	1.0	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =7A	-	-	1.2	V
Diode Forward Current (Note 2)	I _S		-	-	7	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F = 3.5A	-	31.2	-	nS
Reverse Recovery Charge	Q _{rr}	di/dt = 100A/μs (Note 3)	-	41.2	-	nC






Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to product
5. EAS condition: T_J=25°C, V_{DD}=50V, V_G=10V, L=0.5mH, R_g=25Ω

Test Circuit
1) E_{AS} test circuit

2) Gate charge test circuit

3) Switch Time Test Circuit


Typical Electrical and Thermal Characteristics

Figure 1 Output Characteristics

Figure 2 Transfer Characteristics

Figure 3 Rdson- Drain Current

Figure 4 Rdson-Junction Temperature

Figure 5 Gate Charge

Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 $V_{GS(th)}$ vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 Current De-ratin

Figure 11 Normalized Maximum Transient Thermal Impedance